

Sample &

Buy





SLLS100B-JUNE 1984-REVISED JANUARY 2015

SN75176A Differential Bus Transceiver

Technical

Documents

1 Features

- Bidirectional Transceiver
- Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-422-B and ITU Recommendations V.11
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- 3-State Driver and Receiver Outputs
- Individual Driver and Receiver Enables
- Wide Positive and Negative Input/Output Bus Voltage Ranges
- Driver Output Capability ±60 mA Max
- Thermal-Shutdown Protection
- Driver Positive-Current Limiting and Negative-Current Limiting
- Receiver Input Impedance 12 kΩ Min
- Receiver Input Sensitivity ±200 mV
- Receiver Input Hysteresis 50 mV Typ
- Operates From Single 5-V Supply
- Lower Power Requirements

2 Applications

- Low Speed RS485 communication (5 Mbps or less)
- For 10 Mbps, use SN75176B

3 Description

The SN75176A differential bus transceiver is a monolithic integrated circuit designed for bidirectional data communication on multipoint bus-transmission lines. It is designed for balanced transmission lines and meets ANSI Standard EIA/TIA-422-B and ITU Recommendation V.11.

4 Simplified Schematics



The SN75176A combines a 3-state differential line driver and a differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, that can be externally connected together to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus whenever the driver is disabled or VCC = 0. These ports feature wide positive and negative commonmode voltage ranges making the device suitable for party-line applications.

Support &

Community

....

Tools &

Software

The driver is designed to handle loads up to 60 mA of sink or source current. The driver features positiveand negative-current limiting and thermal shutdown for protection from line fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately 150°C. The receiver features a minimum input impedance of 12 k Ω , an input sensitivity of ±200 mV, and a typical input hysteresis of 50 mV.

The SN75176A can be used in transmission-line applications employing the SN75172 and SN75174 quadruple differential line drivers and SN75173 and SN75175 quadruple differential line receivers.

The SN75176A is characterized for operation from 0° C to 70° C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE (PIN)	BODY SIZE (NOM)
	SOIC (8)	4.90 mm × 3.91 mm
SN75176A	PDIP (8)	9.81 mm × 6.35 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.



Table of Contents

9

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Sim	plified Schematics1
5	Rev	ision History 2
6	Pin	Configuration and Functions
7	Spe	cifications 4
	7.1	Absolute Maximum Ratings 4
	7.2	ESD Ratings [COMMERCIAL] — single device with one package OR multiple devices and/or
		packages if all have the same test results] 4
	7.3	Recommended Operating Conditions 4
	7.4	Thermal Information 4
	7.5	Electrical Characteristics – Driver 6
	7.6	Electrical Characteristics – Receiver 6
	7.7	Switching Characteristics – Driver 7
	7.8	Switching Characteristics – Receiver7
	7.9	Typical Characteristics 7
8	Para	ameter Measurement Information

5 Revision History

•

2

Changes from Revision May (1995) to Revision B

liges from Revision May (1995) to Revision B							
Added Applications	Device Information table,	Pin Functions tab					

	9.2	Functional Block Diagrams	12
	9.3	Feature Description	13
	9.4	Device Functional Modes	13
10	Арр	lication and Implementation	14
	10.1	Application Information	14
	10.2	Typical Application	14
11	Pow	er Supply Recommendations	15
12	Layo	out	16
	12.1	Layout Guidelines	16
	12.2	Layout Example	16
13	Devi	ice and Documentation Support	16
	13.1	Trademarks	16
	13.2	Electrostatic Discharge Caution	16
	13.3	Glossary	16
14	Mec	hanical, Packaging, and Orderable	
	Infor	mation	16

 Detailed Description
 12

 9.1 Overview
 12

Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table,
Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation
section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
Mechanical, Packaging, and Orderable Information section1

Texas Instruments

www.ti.com

Page



6 Pin Configuration and Functions



Pin Functions

PIN		TYPE	DESCRIPTION	
NAME	NO.	TIPE	DESCRIPTION	
R	1	0	Logic Data Output from RS-485 Receiver	
RE	2	I	Receive Enable (active low)	
DE	3	I	Driver Enable (active high)	
D	4	I	Logic Data Input to RS-485 Driver	
GND	5	—	Device Ground Pin	
А	6	I/O	RS-422 or RS-485 Data Line	
В	7	I/O	RS-422 or RS-485 Data Line	
V _{CC}	8	—	Power Input. Connect to 5-V Power Source.	

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply Voltage ⁽²⁾		7	V
	Voltage range at any bus terminal	-10	15	V
VI	Enable input voltage		5.5	V
	Continuous Total power Dissipation		See Table 1	
T _A	Operating free-air temperature range	0	70	°C
T _{stg}	Storage temperature range	65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential input/output bus voltage, are with respect to network ground terminal.

7.2 ESD Ratings [COMMERCIAL] — single device with one package OR multiple devices and/or packages if all have the same test results]

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±XXX	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\left(2\right) }$	±YYY	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. [Following sentence optional; see the wiki.] Manufacturing with less than 500-V HBM is possible with the necessary precautions. [Following sentence optional; see the wiki.] Pins listed as ±XXX V may actually have higher performance.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. [Following sentence optional; see the wiki.] Manufacturing with less than 250-V CDM is possible with the necessary precautions. [Following sentence optional; see the wiki.] Pins listed as ±YYY V may actually have higher performance.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage		4.75	5	5.25	V
$V_{I} \text{ or } V_{IC}$	Voltage at any buss terminal (sepa	rately or common mode)	-7		12	V
VIH	High-level input voltage	D, DE, and RE	2			V
V _{IL}	Low-level input voltage	D, DE, and RE			0.8	V
V _{ID}	Differential input voltage ⁽¹⁾				±12	V
	High-level output current	Driver			-60	mA
ЮН		Receiver			-400	μA
I _{OL}		Driver			60	~ ^
	Low-level output current	Receiver			8	mA
T _A	Operating free-air temperature		0		70	°C

(1) Differential-input/output bus voltage is measured at the non-inverting terminal A with respect to the inverting terminal B.

7.4 Thermal Information

		SN75		
	THERMAL METRIC ⁽¹⁾	D	Р	UNIT
		8 PINS	8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	172	113	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



Table 1. Dissipation Rating Table

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW
Р	1100 mW	8.8 mW/°C	704 mW

EXAS

7.5 Electrical Characteristics – Driver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
VIK	Input clamp voltage	I _I = -18 mA				-1.5	V
V _{OH}	High-level output voltage	$V_{IH} = 2 V, V_{IL} = 0.8 V$	′, I _{OH} = −33 mA		3.7		V
V _{OL}	Low-level output voltage	$V_{IH} = 2 V, V_{IL} = 0.8 V$	′, I _{OH} = 33 mA		1.1		V
V _{OD1}	Differential output voltage	$I_{O} = 0$				$2V_{OD2}$	V
	Differential output voltage	RL = 100 Ω , see Figu	ire 8	2	2.7		V
VOD2	Differential output voltage	RL = 54 Ω , see Figur	e 8	1.5	2.4		v
Δ V _{OD}	Change in magnitude of differential output voltage ⁽²⁾					±0.2	V
V _{OC}	Common-mode output voltage ⁽³⁾	RL = 54 Ω or 100 Ω ,	see Figure 8			3	V
Δ V _{OC}	Change in magnitude of common-mode output voltage ⁽²⁾	ommon-mode				±0.2	V
	Output current	Output disabled ⁽⁴⁾ $\frac{V_{O} = 12 V}{V_{O} = -7 V}$	V _O = 12 V			1	
I _O					-0.8	ma	
IIH	High-level input current	V _I = 2.4 V				20	μA
IIL	Low-level input current	V _I = 0.4 V				-400	μA
		$V_0 = -7 V$				-250	
I _{OS}	Short-circuit output current	$V_{O} = V_{CC}$				250	mA
		V _O = 12 V				500	
	Supply surrent (total package)	No load Outputs Outputs	Outputs enabled		35	50	A
ICC	Supply current (total package)		Outputs disabled		26	40	ША

(1)

All typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25^{\circ}\text{C}$. $\Delta |V_{OD}|$ and $D|V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} respectively, that occur when the input is changed from a high level to (2)a low level.

In ANSI Standard EIA/TIA-422-B, V_{OC}, which is the average of the two output voltages with respect to GND, is called output offset (3)voltage, V_{OS}.

(4) This applies for both power on and off; refer to ANSI Standard EIA/TIA-422-B for exact conditions.

7.6 Electrical Characteristics – Receiver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IT+}	Positive-going input threshold voltage	$V_0 = 2.7 V, I_0 = -0.4$			0.2	V	
V _{IT}	Negative-going input threshold voltage	$V_{O} = 0.5 \text{ V}, I_{O} = 8 \text{ mA}$		-0.2			V
V _{hys}	Input hysteresis voltage (V _{IT} + - V _{IT-})				50		mV
VIK	Enable clamp voltage	I _I = -18 mA				-1.5	V
V _{OH}	High-level output voltage	V _{ID} = 200 mV, I _{OH} = -	400 µA See Figure 9	2.7			V
V _{OL}	Low-level output voltage	V _{ID} = 200 mV, I _{OH} = 8			0.45	V	
I _{OZ}	High-impedance-state output current	$V_{O} = 0.4 \text{ V} \text{ to } 2.4 \text{ V}$			±20	μA	
		$O^{(1)}$	V _I = 12 V			1	
II.	Line input current	Other input = $0 V^{-1}$	$V_{I} = -7 V$			-0.8	mΑ
I _{IH}	High-level enable input current	V _{IH} = 2.7 V				20	μA
IIL	Low-level enable input current	V _{IL} = 0.4 V				-100	μA
r _i	Input resistance	e					
I _{OS}	Short-circuit output current			-15		-85	mA
		Nalaad	Outputs enabled		35	50	
ICC	Supply current (total package)	NO IOAD	Outputs disabled		26	40	ΜA

(1)

All typical values are at V_{CC} = 5 V, TA = 25°C. This applies for both power on and power off. Refer to ANSI Standard EIA/TIA-422-B for exact conditions. (2)

7.7 Switching Characteristics – Driver

 $V_{CC} = 5 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{d(OD)}	Differential-output delay time			40	60	ns
t _{t(OD)}	Differential-output transition time	$R_L = 60 \Omega$, See Figure 10		65	95	ns
t _{PZH}	Output enable time to high level	$R_L = 110 \Omega$, See Figure 11		55	90	ns
t _{PZL}	Output enable time to low level	$R_L = 110 \Omega$, See Figure 12		30	50	ns
t _{PHZ}	Output disable time form high level	$R_L = 110 \Omega$, See Figure 11		85	130	ns
t _{PLZ}	Output disable time from low level	$R_L = 110 \Omega$, See Figure 12		20	40	ns

7.8 Switching Characteristics – Receiver

 V_{CC} = 5 V, C_L = 15 pF, T_A = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high- level output			21	35	ns
t _{PHL}	Propagation delay time, high-to-low- level output	$v_{\text{ID}} = -1.5$ v to 1.5 v, See Figure 13		23	35	ns
t _{PZH}	Output enable time to high level	See Figure 14		10	30	ns
t _{PZL}	Output enable time to low level	See Figure 14		12	30	ns
t _{PHZ}	Output disable time from high level	See Figure 14		20	35	ns
t _{PLZ}	Output disable time from low level	See Figure 14		17	25	ns

7.9 Typical Characteristics

Conditions listed in each chart



Typical Characteristics (continued)

Conditions listed in each chart





8 Parameter Measurement Information



Figure 8. Driver V_{OD} and V_{OC}



Figure 9. Receiver V_{OH} and V_{OL}



TEST CIRCUIT

VOLTAGE WAVEFORMS

- A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, 50% duty cycle, $t_r \le 6$ ns, $t_f \le 6$ ns, $Z_O = 50$ W.
- B. C_L includes probe and jig capacitance.

Figure 10. Driver Test Circuit and Voltage Waveforms



- A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, 50% duty cycle, $t_r \le 6$ ns, $t_f \le 6$ ns, $Z_O = 50$ W.
- B. C_L includes probe and jig capacitance.

Figure 11. Driver Test Circuit and Voltage Waveforms





- A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, 50% duty cycle, $t_r \le 6$ ns, $t_f \le 6$ ns, $Z_O = 50$ W.
- B. C_L includes probe and jig capacitance.

Figure 12. Driver Test Circuit and Voltage Waveforms



- A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, 50% duty cycle, $t_r \le 6$ ns, $t_f \le 6$ ns, $Z_O = 50$ W.
- B. C_L includes probe and jig capacitance.

Figure 13. Receiver Test Circuit and Voltage Waveforms





VOLTAGE WAVEFORMS

- A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, 50% duty cycle, $t_r \le 6$ ns, $t_f \le 6$ ns, $Z_O = 50$ W.
- B. C_L includes probe and jig capacitance.

Figure 14. Receiver Test Circuit and voltage Waveforms

9 Detailed Description

9.1 Overview

The SN75176A differential bus transceiver is a monolithic integrated circuit designed for bidirectional data communication on multipoint bus-transmission lines. It is designed for balanced transmission lines and meets ANSI Standard EIA/TIA-422-B and ITU Recommendation V.11.

The SN75176A combines a 3-state differential line driver and a differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, that can be externally connected together to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus whenever the driver is disabled or $V_{CC} = 0$. These ports feature wide positive and negative common-mode voltage ranges making the device suitable for party-line applications.

The driver is designed to handle loads up to 60 mA of sink or source current. The driver features positive- and negative-current limiting and thermal shutdown for protection from line fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately 150°C. The receiver features a minimum input impedance of 12 k Ω , an input sensitivity of ±200 mV, and a typical input hysteresis of 50 mV.

9.2 Functional Block Diagrams

This symbol is in accordance with ANSI/IEEE Std 91-1984and IEC Publication 617-12

Figure 15. Schematics of Inputs and Outputs

9.3 Feature Description

9.3.1 Driver

The driver converts a TTL logic signal level to RS-422 and RS-485 compliant differential output. The TTL logic input, DE pin, can be used to turn the driver on and off.

INPUT	ENABLE	DIFFERENTIAL OUTPUTS			
D	DE	Α	В		
Н	Н	Н	L		
L	Н	L	Н		
Х	L	Z	Z		

Table 2. Driver Function Table⁽¹⁾

(1) H = high level, L = low level,X = irrelevant, Z = high impedance (off)

9.3.2 Receiver

The receiver converts a RS-422 or RS-485 differential input voltage to a TTL logic level output. The TTL logic input, RE pin, can be used to turn the receiver logic output on and off.

DIFFERENTIAL INPUTS A-B	ENABLE RE	OUTPUT R
$V_{ID} \ge 0.2 V$	L	н
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	L	U
$V_{ID} \leq -0.2 V$	L	L
Х	н	Z
Open	L	U

Table 3. Receiver Function Table⁽¹⁾

(1) H = high level,

L = low level,

U = unkown,Z = high impedance (off)

9.4 Device Functional Modes

9.4.1 Device Powered

Both the driver and receiver can be individually enabled or disabled in any combination. DE and \overline{RE} can be connected together for a single port direction control bit.

9.4.2 Device Unpowered

The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus when the driver is disabled or $V_{CC} = 0$.

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The device can be used in RS-485 and RS-422 physical layer communications.

10.2 Typical Application

The line should be terminated at both ends in its characteristic impedance ($R_T = Z_O$). Stub lengths off the main line should be kept as short as possible.

Figure 16. Typical Application Circuit

10.2.1 Design Requirements

- 5-V power source
- RS-485 bus operating at 5 Mbps or less
- · Connector that ensures the correct polarity for port pins
- External fail safe implementation

10.2.2 Detailed Design Procedure

- Place the device close to bus connector to keep traces (stub) short to prevent adding reflections to the bus line
- If desired, add external fail-safe biasing to ensure +200 mV on the A-B port.

Typical Application (continued)

10.2.3 Application Curves

11 Power Supply Recommendations

Power supply should be 5 V with a tolerance less than 10%

SN75176A SLLS100B – JUNE 1984 – REVISED JANUARY 2015

12 Layout

12.1 Layout Guidelines

Traces from device pins A and B to connector must be short and capable of 250 mA maximum current.

12.2 Layout Example

Layout Example

13 Device and Documentation Support

13.1 Trademarks

All trademarks are the property of their respective owners.

13.2 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

18-Nov-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN75176AD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75176A	Samples
SN75176ADE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75176A	Samples
SN75176ADG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75176A	Samples
SN75176ADR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75176A	Samples
SN75176ADRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75176A	Samples
SN75176ADRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75176A	Samples
SN75176AP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN75176AP	Samples
SN75176APE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN75176AP	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

18-Nov-2014

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal	

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75176ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

18-Nov-2014

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75176ADR	SOIC	D	8	2500	340.5	338.1	20.6

P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE

NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconn	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated