




RANK



EXTERNAL DIMENSION



FUNCTION BLOCK DIAGRAM



REGISTER TABLE

Address Input	A ₃	A ₂	A ₁	A ₀	Register Name	Data				Count value	Description
						D ₃	D ₂	D ₁	D ₀		
0	0	0	0	0	S ₁	S ₈	S ₄	S ₂	S ₁	0 to 9	1-second digit register
1	0	0	0	1	S ₁₀	*	Sl ₄₀	S ₂₀	S ₁₀	0 to 5	10-second digit register
2	0	0	1	0	MI ₁	mi ₈	mi ₄	mi ₂	mi ₁	0 to 9	1-minute digit register
3	0	0	1	1	MI ₁₀	*	mi ₄₀	mi ₂₀	mi ₁₀	0 to 5	10-minute digit register
4	0	1	0	0	H _i	h ₈	h ₄	h ₂	h ₁	0 to 9	1-hour digit register
5	0	1	0	1	H ₁₀	*	PM/ AM	h ₂₀	h ₁₀	0 to 2 or 0 to 1	PM/AM, 10-hour digit register
6	0	1	1	0	D ₁	d ₈	d ₄	d ₂	d ₁	0 to 9	1-day digit register
7	0	1	1	1	D ₁₀	*	*	d ₂₀	d ₁₀	0 to 3	10-day digit register
8	r	0	0	0	MO ₁	mo ₈	mo ₄	mo ₂	mo ₁	0 to 9	1-month digit register
9	1	0	0	1	MO ₁₀	*	*	*	MO ₁₀	0 to 1	10-month digit register
A	1	0	1	0	Y ₁	y ₈	y ₄	y ₂	y ₁	0 to 9	1-year digit register
B	1	0	1	1	Y ₁₀	y ₈₀	y ₄₀	y ₂₀	y ₁₀	0 to 9	10-year digit register
C	1	1	0	0	W	*	w ₄	w ₂	w ₁	0 to 6	Week register
D	1	1	0	1	C _D	30 sec. ADJ	IRQ FLAG	BUSY	HOLD	—	r
E	1	1	1	0	C _E	t ₁	t ₀	ITRPT /STND	MASK	—	r
F	1	1	1	1	C _F	TEST	24/12	STOP	REST	—	r

0 = "L" level, 1 = "H" level

REST = RESET

PM/AM = 1/0

ITRPT/STND = INTERRUPT/STANDARD

- Notes:**
- 1) The writing of bit * is at discretion, but it is handled as "0" in the internal. In addition, it is unconditionally held at "0" during a read.
 - 2) The writings of "1" to IRQ FLAG bit, and "0" and "1" to BUSY bit are at discretion, but they are not carried out. The reading can be done. The writing of "0" to the IRQ FLAG bit is carried out.
 - 3) The bits except bit * and the BUSY bit can fully be read and written. However, the writing to the IRQ FLAG is effective for "0" only.
 - 4) PM/AM bit is 1 at PM and 0 at AM.

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Parameter	Symbol	Conditions	Rating	Unit
Power supply voltage	V_{DD}	$T_a = 25^\circ$	- 0.3 to 7	V
Input voltage V_I			-03 to $V_{DD} + 0.3$	V
Output voltage V_o			-03 to $V_{DD} + 0.3$	V
Storage temperature	T_{STG}	—	-55 to +85	$^\circ\text{C}$
Soldering conditions (lead)	T_{SOL}	—	Temp.:under 260 $^\circ\text{C}$ Time :within 10 seconds	

Operating Conditions

Parameter	Symbol	Conditions	Rating	Unit
Power supply voltage	V_{DD}	—	4.5 to 5.5	V
Time Recording Supply Voltage	V_{CLK}	—	2.0 to 5.5	V
Crystal Frequency	$f_{(XT)}$	—	32.768	kHz
Operating Temperature	T_{OP}	—	-40 to +85	$^\circ\text{C}$

Note: Time Recording Supply Voltage: Power supply voltage to guarantee a crystal oscillator and time recording

Frequency Accuracy

Item	Conditions	Rating	Unit
Frequency stability	$T_a = 25^\circ\text{C}$ $V_{DD} = 5\text{V}$	± 10	PPM
		± 20	
		± 50	
Temperature Characteristics	-10 to +70 $^\circ\text{C}$ (25 $^\circ\text{C}$ standard) -40 to +85 $^\circ\text{C}$ (" ")	+10/ -120 +10/ -220	PPM
OCS starting time	At 4.5V, let "t" make "0"	MAX 1	Sec.
Frequency Drift	$T_a=25^\circ\text{C}$, $V_{DD} = 5\text{V}$ First year	± 5	PPM/year
Voltage characteristics	$T_a=25^\circ\text{C}$ $V_{DD} = 4.5\sim 5.5\text{V}$	± 5	PPM/V

* Rank A : 18pin DIP only
Rank S : 24pin SOP only
Rank B : 18pin DIP, 24pin SOP

D.C. Characteristics

 $(V_{DD} = 5V \pm 10\%, T_a = -40 \text{ to } +85^\circ\text{C})$


Parameter	Symbol	Conditions	Min.	Typ.	ax	Unit	Applicable Terminal
"H" Input voltage (1)	V_{IH1}		2.2	—	—	V	All input terminals except CS ₁
"L" Input voltage (1)	V_{IL1}		—	—	0.8		
Input leak current (1)	I_{LK1}	$V_1 = V_{DD}/0V$	—	—	1/-1	μA	Input terminals other than D ₀ ~ D ₃
Input leak current (2)	I_{LK2}		—	—	10/-10		D ₀ ~ D ₃
"L" output voltage (1)	V_{OL1}	$I_{OL} = 2.5\text{mA}$	—	—	0.4	V	D ₀ ~ D ₃
"H" output voltage	V_{OH}	$I_{OH} = 400\mu\text{A}$	2.4	—	—		
"L" output voltage (2)	V_{OL2}	$I_{OL} = 2.5\text{mA}$	—	—	0.4	V	STD. P
OFF leak current	I_{OFFLK}	$V_I = V_{DD}/0V$	—	—	10	μA	
Input capacitance (1)	C11	Input frequency 1MHz	—	5	—	PF	Input terminals other than D ₀ to D ₃
Input capacitance (2)	C12		—	5	—		D ₀ ~ D ₃
Current consumption (1)	I_{DD1}	f(xt) = 32.768 kHz	$V_{DD} = 5V$	—	—	μA	V_{DD}
Current consumption (2)	I_{DD2}	CS1 \approx 0V	$V_{DD} = 2V$	—	—		
"H" input voltage (2)	V_{1H2}	$V_{DD}=2\sim 5.5V$	$4/5V_{DD}$	—	—	V	CS1
"L" input voltage (2)	V_{1L2}		—	—	$1/5V_{DD}$		

Switching Characteristics

WRITE mode (ALE = VDD)

(V_{DD} = 5V ± 10%, Ta = -40 to +85°C)


Parameter	Symbol	Conditions	Min.	Max.	Unit
CS ₁ Set up Time	t _{C1S}	—	1000	—	ns
CS ₁ Hold Time	t _{C1H}	—	1000	—	
Address Stable Before WRITE	t _{AW}	—	20	—	
Address Stable After WRITE	t _{WA}	—	10	—	
WRITE Pulse Width	t _{WW}	—	120	—	
Data Set up Time	t _{DS}	—	100	—	
Data Hold Time	t _{DH}	—	10	—	
$\overline{RD}/\overline{WR}$ Recovery Time	t _{RCV}	—	60	—	



WRITE mode (with use of ALE)

($V_{DD} = 5V \pm 10\%$, $T_a = -40$ to $+80^\circ C$)


Parameter	Symbol	Conditions	Min.	Max.	Unit
CS ₁ Set up Time	t _{C1S}	—	1000	—	ns
Address Set up Time	t _{AS}	—	25	—	
Address Hold Time	t _{AH}	—	25	—	
ALE Pulse Width	t _{AW}	—	40	—	
ALE Before WRITE	t _{ALW}	—	10	—	
WRITE Pulse Width	t _{WW}	—	120	—	
ALE After WRITE	t _{WAL}	—	20	—	
Data Set up Time	t _{DS}	—	100	—	
Data Hold Time	t _{DH}	—	10	—	
CS ₁ Hold Time	t _{C1H}	—	1000	—	
$\overline{RD}/\overline{WR}$ Recovery Time	t _{RCV}	—	60	—	



READ mode (ALE = VDD)

(VDD = 5V ± 10%, Ta = -40 to +85°C)


Parameter	Symbol	Conditions	Min.	Max.	Unit
CS ₁ Set up Time	t _{C1S}	—	1000	—	ns
CS ₁ Hold Time	t _{C1H}	—	1000	—	
Address Stable Before READ	t _{AR}	—	20	—	
Address Stable After READ	t _{RA}	—	0	—	
\overline{RD} to Data	t _{RD}	C _L = 150 pF	—	120	
Data Hold	t _{DR}	—	0	—	
$\overline{RD}/\overline{WR}$ Recovery Time	t _{RCV}	—	60	—	



READ mode (with use of ALE)

($V_{DD} = 5V \pm 10\%$, $T_a = -40$ to $+85^\circ C$)

Parameter	Symbol	Conditions	Min.	Max.	Unit
CS ₁ Set up Time	t _{C1S}	—	1000	—	ns
Address Set up Time	t _{AS}	—	25	—	
Address Hold Time	t _{AH}	—	25	—	
ALE Pulse Width	t _{AW}	—	40	—	
ALE Before READ	t _{ALR}	—	10	—	
ALE After READ	t _{RAL}	—	10	—	
\overline{RD} to Data	t _{RD}	C _L = 150pF	—	120	
DATA Hold	t _{DR}	—	0	—	
CS ₁ Hold Time	t _{C1H}	—	1000	—	
$\overline{RD}/\overline{WR}$ Recovery Time	t _{RCV}	—	60	—	



PIN DESCRIPTION

D0 to D3 (Data buses 0 to 3)

Data input/output pins to be directly connected to a microcomputer data bus for reading and writing of the register controlled by the microcomputer. The interface serves as positive logic and $\overline{CS}_0=L, \overline{CS}_1=H, \overline{RD}=L$, and as output mode when $\overline{WR}=H$. It becomes high impedance except these cases.

A0 to A3 (Address buses 0 to 3)

These are input pins to be directly connected to a microcomputer address bus for register assignment which is read and written by a microcomputer. These address data are used in combination with ALE for addressing registers.

ALE (Address Latch Enable)

This is an input pin to read address data and \overline{CS}_0 .

The address bus and \overline{CS}_0 are read into a IC when $ALE="H"$. The address data in the case of $ALE=L$ in the IC is held. \overline{CS}_1 functions to ALE independently.

When the microcomputer of MSC-48, 51 or 80 system having an ALE output is used, this pin is connected to the ALE output of the microcomputer. When 4 Bits of A0 to A3 in a 4 Bit microcomputer are commonly used with an another peripheral IC. When the microcomputer does not have the ALE output, the ALE input of this IC is fixed to "H".

\overline{WR} (WRITE)

This is a input pin for which the data is written into this IC by a microcomputer. When $\overline{CS}_1=H, D_0 \sim D_3$ data are written into the designated registers by A0 to A3 and ALE at the rising edge of \overline{WR} .

\overline{RD} (READ)


This is an input pin to read this IC data by a microcomputer. When $\overline{CS}_1=H, \overline{RD}$ outputs the register data designated by A0 to A3 and ALE during "L". If both \overline{WR} and \overline{RD} are set at "L", this should be inhibited because it becomes the cause for malfunction.

$\overline{CS}_0, \overline{CS}_1$ (Chip Select 0•1)

These pins enable/disable ALE, \overline{RD} and \overline{WR} operation, when $\overline{CS}_1=H$ at $\overline{CS}_0=L$, these pins become effective. In other combination except this, the pins become equivalent to $ALE=L$ and $\overline{WR}=\overline{RD}=H$ unconditionally in the IC internal. However, \overline{CS}_0 needs operation related with ALE, while \overline{CS}_1 works independently to ALE. \overline{CS}_1 must be connected to the power supply voltage detector. Refer to the item, "CS1 of APPLICATION NOTE".

STD • P (STANDRD Pulse)

Output pin of N-CH OPEN DRAIN type. The output data is controlled by the D1 data content of C_E register. This pin has a priority to \overline{CS}_0 and \overline{CS}_1 . Refer to the item "CE REGISTER FOR FUNCTIONAL DESCRIPTION OF REGISTERS".



(VDD)

Both pins are shorted to VDD. They should be left open or connected to 18 pin (DIP) or 24 pin (SOP).

VDD • VSS

These are a positive power supply pin VDD and a ground pin VSS.

FUNCTIONAL DESCRIPTION OF REGISTERS

Register names: S1, S10, MI1, MI10, H1, H10, D1, D10, MO1, MO10, Y1 Y10, W

- a) These are abbreviations for Second₁, Second₁₀, MI nute₁, MI nute₁₀, Day₁, Day₁₀, Month₁, Month₁₀, Year₁, Year₁₀ and week. These values are in BCD notation.
- b) Refer to the Register table for details. All registers are logically positive. For example, (S₈, S₄, S₂, S₁) = 1001 which means 9 seconds. In addition, the * mark in the register table is good for either case of "1" or "0" in the case of writing and becomes "0" automatically in the case of reading.
- c) If data is written which is out of the clock register data limits, it can result in erroneous clock data being read back. Therefore, avoid to set not existing data.
- d) PM/AM h₂₀, h₁₀
 In 12-hour mode, the time of AM₁₂ ~ AM₁₁ and PM₁₂~ PM₁₁ exists. In 24-hour mode, the time exists from 0 hour to 23 hour.
 In the mode setting of 24-hour mode, PM/AM bit is ignored, while in the mode setting of 12-hour mode, h₂₀ is to be set. Otherwise it causes discrepancy.
 In reading out the PM/AM bit in the 24-hour mode, it is continuously read out as 0. In reading out h₂₀ bit in the 12-hour mode, 0 is written into this bit first, then it is continuously read out as 0 unless 1 is being written into this bit.
- e) Registers Y₁, Y₁₀ and Leap Year
 This IC is designed exclusively for the Christian Era and is capable of identifying a leap year automatically.
 80, 84 88 ----- leap years
 When a non-existent day of the month less than 31 day is set, for example, if the data February 29, or November 31, 1983 was written, it would be changed automatically to March 1 or December 1, 1983 at the exact time at which a carry pulse occurs for the day's digit.

f) Regarding W

The Register W data limits are up-counted from 0 to 6. The following Table 1 shows a possible data definition.

TABLE 1

W4	W2	W1	Day of Week
0	0	0	Sunday
0	0	1	Monday
0	1	0	Tuesday
0	1	1	Wednesday
1	0	0	Thursday
1	0	1	Friday
1	1	0	Saturday

CD REGISTER (Control D Register)

a) HOLD (D₀)

- This Register is one means used for reading out registers S₁ to W (addresses 0 to C) and a bit used for writing. "1" bit to this bit is written and when BUSY bit shows "0", the clock more than 1 second digit stops and the reading and writing become possible (Refer to the item APPLICATION NOTE for reading which does not use HOLD bit). When BUSY was "1" and after reading have finished, "0" is written to HOLD bit. If the writing of "0" is omitted, then this results in the cause for erroneous data. Setting this bit to "1" inhibits a carry to 1 second counter in the IC internal, but a carry to a second counter caused during the duration of "1" is automatically compensated (+1 second) by only one time at the time when "0" is written to this bit. However, the carry after the second is disregarded and is not compensated (loss second).
- If CS₁ makes "L", the HOLD bit becomes equivalent to the writing to "0" and becomes "0".

b) BUSY (D₁)

- The status bit in the IC internal which shows the interface condition with a microcomputer. When the registers S₁ to W (addresses 0 to C) is written, when HOLD bit is always "1" and when BUSY bit is surely "0", in case the HOLD bit is used for reading, this is performed when the BUSY bit is "0". "0" of the BUSY bit continues while the HOLD bit is "1". When the HOLD bit makes "0", the BUSY bit becomes "1".
- The operation for the registers CD, CE and CF is irrespectively performed for the HOLD bit and BUSY bit.
- The BUSY bit is "1" uncondiotinally when the HOLD bit=0 and when "1" written into the HOLD bit, BUSY or not BUSY can be confirmed and when BUSY="1", "0" is once written into the HOLD bit, and then "1" is again written. BUSY is checked. The routine procedure like this [HOLD ← "0", HOLD ← "1", BUSY check] is repeated, or after "0" is written into the HOLD bit, "1" is again written into the HOLD bit after 190µs and BUSY=0 is confirmed.
- The time when this IC is BUSY is 190µs per one second
- The writing into the BUSY bit cannot be performed.

c) IRQ FLAG (D₂) (Interrupt Request FLAG)

This status bit corresponds to "L" or "OPEN" of the STD.P output pin. When STD.P="L", then this bit=1 and when STD.P=OPEN, then this bit=0.

This bit indicates that an interrupt has occurred to a microcomputer mainly. When D₀ of register C_E(MASK)=0, then the STD.P output changes from OPEN to "L" and this bit changes from "0" to "1" according to the timing set by D₃(t₁) and D₂(t₀) of the register C_E.

When D₁(ITRPT/STND) of the register C_E is 1 (interrupt mode), the "1" of this bit (the "L" of the STD.P output) remains until "0" is written into this bit. When this bit is "1" and timing for a new interrupt occurs, the new interrupt is ignored. When D₁(ITRPT/STND)=0 (fixed cycle output waveform mode), the "1" of this bit (the "L" of the STD.P output) keeps "1" until either "0" is written to this bit, or this bit automatically returns after 7.8125ms. The using examples for the alarm are shown in the item "Set STD.P at alarm mode of APPLICATION NOTE".

d) 30 sec. ADJ bit (30 sec. ADJUST)


This is a bit for 30-second adjustment. When "1" is written into this bit, the compensation for 30 seconds is performed. The duration for 125μs from the time written into this bit should not be read from or written into registers S₁ ~ W (addresses 0 ~ C).


This bit for 125μs from the time written into this bit is kept in "1" and then it will automatically return to "0". After "1" is written into this bit, the registers S₀ ~ W (addresses 0 ~ C) are operationed with confirmation of automatical return to "0" of this bit.

CE REGISTER (Control E Register)a) MASK (D₀)

This bit controls the STD.P output. When this bit=1, then the STD.P output becomes open. When this bit=0, then the STD.P output=output mode. The relationship between the MASK bit and STD.P output is shown as follows.

- In the case of interrupt mode (ITRPT/STND bit="1")
- In the case of fixed cycle output waveform mode (ITRPT/STND bit="0")





b) ITRPT/STND (D1) (INTERRUPT/STANDARD PULSE)


This is a bit which gives the meaning for STD.P output. When this bit="1", the request for interrupt is outputted at the STD.P output and when this bit="0", a fixed cycle waveform with a low-level pulse width of 7.8125ms is present at the STD.P output. However, at this time, the MASK bit must equal 0, while the period in either modes is determined by t_0 (D2) and t_1 (D3) of register CE.

c) t_0 (D2), t_1 (D2) (time 0, 1)

- When ITRPT/STND bit="1", this bit determines the interrupt period. When ITRPT/STND bit="0", this bit determines the period of fixed timing waveform. The periods are shown in the table below.

t_1	t_0	Period	Duty CYCLE of "L" level when INRPT/STND bit is "0".
0	0	1/64 second	1/2
0	1	1 second	1/128
1	0	1 minute	1/7680
1	1	1 hour	1/460800

- The timing of the STD.P output designated by t_1 and t_2 occurs at the moment that a carry occurs to a clock digit.



- The low-level pulse width of the fixed cycle waveform is 7.8125ms independent of t_0/t_1 inputs.
- The fixed cycle output waveform mode is available for the confirmation of the crystal oscillator frequency.
- During ± 30 second adjustment a carry can occur that will cause the STD.P output to go "L" when $t_0/t_1=1,0$ or $1,1$. However, when ITRPT/STND bit=0, the "L" is kept from clearing under the second of 30-second ADJ to resuming a carry to 1/64-second digit.
- No STD.P output change occurs as a result of writing data to registers S1 ~ H1.


CF REGISTER (control F Register)

a) REST (D₀) (RESET)

This bit is used to reset the clock's internal counter of less than a second. When RTEST=1, the counter is Reset for the duration of REST. In order to release this counter from Reset, a "0" must be written to the REST bit. If CS₁=0, then REST=0 automatically.

b) STOP (D₁) (STOP)

This bit is used for the integrating clock. When "1" is written, the timing after 8,192Hz stops and when "0" is written, the timing starts again.



c) 24/12 (D₂) (24 Hour/12 Hour)


- This bit is for selection of 24/12 hour time modes, if D₂=1, 24 hour mode is selected and the PM/AM bit is invalid. If D₂=0, 12 hour mode is selected and the PM/AM bit is valid.
- The writing into the 24/12 hour bit is performed only when RESET bit=1. [24/12 hour bit=*1 and RESET bit="1"] must be written and then [24/12 hour bit=*2 and RESET bit="0"] must be written continuously. However, in the case of *1=*2 and *1≠*2, the 24/12 hour bit becomes indefinite.
- When 24/12 hour bit is rewritten, the data of more than H₁ may be destroyed. Therefore, the data of more than H₁ must be newly rewritten.
- When REST bit=0, the 24/12 hour bit cannot be written.

d) TEST (D₃)

- This is a bit for the test. This bit is used in the state of TEST bit=0.
- When TEST bit is "1", because of the test function based on our company's convenience, the user's function is not guaranteed.

APPLICATION NOTE

Power Supply




Pattern Layout

The oscillation circuit of 32.768kHz consists of high impedance in the oscillation stage to realize the minimum current consumption. In addition, it is a feature that the time when the oscillation waveform passes the threshold vicinity is long. For this reason, the power supply anti-noise by the same method as an analog IC must be considered. As an actual example, set a tantalum capacitor (4.7μF) and a ceramic capacitor (0.01μF) near this IC. In case that another IC, for instance, RAM for backup, exists in battery backup circuit, set a bypass capacitor close to it.


Maximum value of allowable power supply noise should be 300mV.

Reading and Writing of Registers S₁ ~ W and Writing of 30-Second ADJ Bit

Registers S₁ ~ W (Addresses 0 ~ C)




Reading method 1 in the case of not using HOLD bit



* The reason why the registers are read twice is to avoid the case during the variation of information because a carry has occurred accidentally.

Reading method 2 in the case of not using HOLD bit




Initial setting only at power On

• *1 and *2 represent the minimum required time unit.

For example

- t₁=0 and t₀=1 when required to a unit of second
- t₁=1 and t₀=0 when required to a unit of minute
- t₁=1 and t₀=1 when required to a unit of hour




t : 12 hour mode 35μs
24 hour mode 3μs

~ Retried the reading since a carry occurred during the operation.

(Note) Do this process within the following time requirements by combination between t₁ and t₀.

- t₁=0, t₀=1 ... within 1 second
- t₁=1, t₀=0 ... within 1 minute
- t₁=1, t₀=1 ... within 1 hour

Reading method 3 in the case of not using HOLD bit





- Initial setting only in power On
- *1 and *2 represent the minimum required time unit.


For example

$t_1 = 0$ and $t_0 = 1$ when required to a unit of second
 $t_1 = 1$ and $t_0 = 0$ when required to a unit of minute
 $t_1 = 1$ and $t_0 = 1$ when required to a unit of hour


CPU senses the interruption.



NO — The other IC causes the interruption.



YES — The interruption is caused by this IC due to the occurrence of a carry






t : 12 hour mode $35\mu s$
 24 hour mode $3\mu s$



— The IRQ FLAG is cleared to read the next time data.


END

Writing 30-Second ADJ bit (Two Ways A, B)





NO — Loop back to READ 30-SECOND ADJ BIT

YES




(A)



NO — Loop back to 30-SECOND ADJ BIT \leftarrow 1

YES



(B)

- The reading from or writing into all bits of registers C_D and C_P can carry out without any relation to HOLD bit.

CS₁ (Chip Select)


V_{IH} and V_{IL} of CS₁ have 3 functions:

1. To accomplish the interface with a microcomputer in 5V operation.
2. To inhibit the control bus, data bus and address bus and to reduce input gate pass current in the stand-by mode.
3. To protect internal data when the mode is moved to and from stand-by mode.

To realize the above functions:

1. More than $\frac{4}{5} V_{DD}$ should be applied to this IC for the interface with a microcomputer in 5V operation.
2. In moving to the stand-by mode, $\frac{1}{5} V_{DD}$ should be applied so that all data buses should be disabled. In the stand-by mode, approx. 0V should be applied.
3. To and from the stand-by mode, obey the following Timing chart.

* The stand-by mode means the power supply voltages from 4V to 2V up to the minimum value (2V) of the operating power supply voltage and the interface with the IC external is not guaranteed while the clock time works.




⇒ As a matter of fact, regard this matter as the data holding in the stand-by of STATIC RAM.

Set STD.P at alarm mode

Set alarm at 9:00


MASK BIT ← 0
ITRPT/STND BIT ← 1
t₁, t₀ ← 1, 1




TYPICAL APPLICATION - POWER SUPPLY CIRCUIT

(A capacitor for bypass should be attached near the IC.)


[When supplied from +5V power supply system.]



[When supplied from higher power supply system than +5V.]




(Note) In order to reduce the level difference to V_{DD} between +5V and MSM62 x 42B, use the same diodes for D1 and D2.




TYPICAL APPLICATION INTERFACE WITH MSM62X42B AND MICROCOMPUTER

(8085)




- Note 1) If the address of program memory and the address of MSM62X42B do not overlap, the S₁ and S₀ of the Decoder are not required.
- Note 2) If the address of IO/MSM62X42B for the decoder does not overlap with other addresses, this is not required.
- Note 3) If 8085 does not enter into the state of HALT or HOLD during CS₁ = "H" of MSM62X42B, R₁ and R₂ are not required.

(Z80)




Note) It depends upon the switching characteristics decided by a X'tal used for a Z80 that either of $\overline{\text{IORQ}}$ and $\overline{\text{MREQ}}$ is used.

(MCS48)



REFERENCE DATA

(1) Frequency vs. Temperature



Frequency temperature characteristics can be estimated as follows:

$$\Delta f_x (\text{PPM}) = f_0 T + a(\theta T - \theta_x)^2$$

Δf_x (PPM) : frequency shift at arbitrary temperature

$f_0 T$ (PPM) : frequency shift at θT


a (PPM) : temperature coefficient
 $(-0.035 \text{ ppm}/^\circ\text{C}^2 \pm 0.005 \text{ (ppm}/^\circ\text{C}^2))$

θT (°C) : turning point temperature
 $(25^\circ\text{C} \pm 5^\circ\text{C})$


θ_x (°C) : arbitrary temperature

11.574 ppm equals to the error of a second/day.

(2) Current Consumption vs. Supply Voltage




(3) Frequency vs. Supply Voltage



SUPPLEMENTARY DESCRIPTION

1. When "0" is written to the IRQ FLAG bit, the IRQ FLAG bit is cleared. However, if "0" is assigned to the IRQ FLAG bit when written to the other bits, the 30-sec. ADJ bit and the HOLD bit, the IRQ FLAG = 1 generated before the writing will be cleared. To avoid this, always set "1" to the IRQ FLAG unless "0" is written to it intentionally. By writing "1" to it, the IRQ FLAG bit does not become "1".
2. Since the IRQ FLAG bit becomes "1" in some cases when rewriting either of the t₁, t₀ or ITRPT / STND bit of register CE, be sure to write "0" to the IRQ FLAG bit after writing to make valid the IRQ FLAG = 1 to be generated after it.
3. The relationship between STD.P OUT and IRQ FLAG bit is shown below:

**SUGGESTIONS FOR P.C.B ASSEMBLY**

1. This IC can bear shock of fall from a height of 75 cm. However, the shock power of IC inserters might destroy resonators. It depends on the machines and conditions at your Company. We recommended to adjust the machine conditions before mass production.
2. The notice for soldering differs in DIP product and SOP product.
 - DIP Product
Since the eutectic solder (melting point 183°C) is used for soldering the crystal resonator, destruction of crystal resonator or degradation of characteristics of resonators can be induced by high temperature (more than 150°C) inside the package. Soldering with solder dip bath or manual soldering is recommendable. Please refrain from soldering by hot air, reflow, infrared rays, etc. Soldering heat resistance test conditions : 260°C x 10 seconds. (Soldering for the lead must leave 1 mm from its base.)
 - SOP Product
Soldering by hand or soldering by infrared ray reflow based on the temperature profile of our Company's recommendation is desirable. (Refer to "Package information.")
3. The ultrasonic washing may damage the crystal resonator due to the use conditions. Therefore, we can not guarantee your use for the ultrasonic washing because of unknown factors about a kind of washing machine, electric power, hour, place to be set in a bath, etc. Be sure to confirm the use conditions before your use as well as with condition change when you have to use the ultrasonic washing machine unavoidably.
(The ultrasonic washing machine of frequency 40 kHz can not be used for built-in the tuning - fork resonator of 32.768 kHz, but the one of frequency 28 kHz has the range available due to the conditions. However, be sure to confirm the setting conditions sufficiently for the abovementioned reasons.)
4. Please keep parts free from dew.